Interconnect Optimizations For Nanometer Vlsi Design