Built-In Self-Test Configurations For Field Programmable Gate Array Cores In Systems On Chip